



G83/2 Appendix 4 Type Verification Test Report

Type Approval and manufacturer/supplier declaration of compliance with the requirements of Engineering Recommendation G83/2.

SSEG Type	reference n	umber	M250-60-	230-S22			
SSEG Type			Photovolta	Photovoltaic Microinverter			
System Supplier name			Enphase	Energy Inc			
Address			1420 North McDowell Blvd. Petaluma, CA 94954 USA				
Tel	+1-707-76	63-4784		Fax	+1-707-786-0784		
E:mail	ptarver@	enphaseener	gy.com	Web site	www.enphase.com		
-	1		C	onnection Op	otion		
		≤ 3.5	1		split or three phase system		
Maximum ra	ted		kW three p		,		
capacity, use							
sheet if more			kW two ph	asos in throo	phase system		
connection c	option.		KW WO Ph		phase system		
			kW two ph	asos split pha	so system		
			kW two phases split phase system				
I certify on b Embedded (above SSEC perform as s	behalf of the Generators, G Type refe stated in this	that all produ rence number Type Verifica	med above a ucts manufa will be mar ation Test Re	ctured/supplie nufactured an eport, prior to	turer/supplier of Small Scale ed by the company with the d tested to ensure that they shipment to site and that no eets all the requirements of		
Signed	Peter L. T	arver	On behalf	of	Enphase Energy Inc		
	Æ	Nom, y.					
	I		I				
Note that testing can be done by the manufacturer of an individual component, by an external test house, or by the supplier of the complete system, or any combination of them as appropriate. Where parts of the testing are carried out by persons or organisations other than the							
			•		and results supplied to them ficient technical competency		
to verify that the testing has been carried out by people with sufficient technical competence to carry out the tests.							





Power Qu in Annex A		onics. The re	quirement is	s specified in s	section 5.4	1.1, test procedure	
	rating per ph	ase (rpp)	3.5	kW	NV=MV*3.68/rpp		
Harmonic		5% of rated	100% of r	ated output			
	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN 61000- 3-2 in Amps	Higher limit for odd harmonics 21 and above	
2	0.006	0.013	0.003	0.003	1.080		
3	0.032	0.070	0.065	0.069	2.300		
4	0.004	0.009	0.002	0.002	0.430		
5	0.050	0.109	0.013	0.014	1.140		
6	0.005	0.011	0.003	0.003	0.300		
7	0.019	0.041	0.041	0.043	0.770		
8	0.011	0.024	0.007	0.007	0.230		
9	0.008	0.017	0.039	0.041	0.400		
10	0.004	0.009	0.006	0.006	0.184		
11	0.022	0.048	0.059	0.062	0.330		
12	0.005	0.011	0.006	0.006	0.153		
13	0.040	0.087	0.091	0.096	0.210		
14	0.006	0.013	0.006	0.006	0.131		
15	0.046	0.100	0.079	0.083	0.150		
16	0.006	0.013	0.004	0.004	0.115		
17	0.045	0.098	0.066	0.070	0.132		
18	0.005	0.011	0.003	0.003	0.102		
19	0.043	0.094	0.063	0.066	0.118		
20	0.005	0.011	0.002	0.002	0.092		
21	0.016	0.035	0.028	0.030	0.107		





						0.160
22	0.005	0.011	0.005	0.005	0.084	
23	0.022	0.048	0.03	0.032	0.098	0.147
24	0.005	0.011	0.007	0.007	0.077	
25	0.029	0.063	0.036	0.038	0.090	0.135
26	0.006	0.013	0.007	0.007	0.071	
27	0.013	0.028	0.007	0.007	0.083	0.124
28	0.006	0.013	0.007	0.007	0.066	
29	0.018	0.039	0.017	0.018	0.078	0.117
30	0.005	0.011	0.006	0.006	0.061	
31	0.008	0.017	0.019	0.020	0.073	0.109
32	0.006	0.013	0.005	0.005	0.058	
33	0.011	0.024	0.018	0.019	0.068	0.102
34	0.003	0.007	0.002	0.002	0.054	
35	0.016	0.035	0.015	0.016	0.064	0.096
36	0.004	0.009	0.002	0.002	0.051	
37	0.015	0.033	0.011	0.012	0.061	0.091
38	0.004	0.009	0.002	0.002	0.048	
39	0.011	0.024	0.009	0.009	0.058	0.087
40	0.005	0.011	0.003	0.003	0.046	
			. 01			

Note the higher limits for odd harmonics 21 and above are only allowable under certain conditions, if these higher limits are utilised please state the exemption used as detailed in part 6.2.3.4 of BS EN 61000-3-2 in the box below.





Davida Ovalita									
Power Quality. Voltage fluctuations and Flicker . The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3									
	Startin			Stop	oing		Running]	
	d _{max}	d _c	d _(t)	d _{max}	d _c	d _(t)	P _{st}	P _{lt} 2	2 hours
Measured Values	3.16	3.13	0	3.16	3.13	0	0.57	0.3	2
Normalised to standard impedance and 3.68kW for multiple units	3.33	3.30	0	3.33	3.30	0	0.60	0.3	4
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% 500ms	4%	3.3%	3.3% ^{500ms}	1.0	0.6	5
Test start date		14A	PR201	4 Te	est end d	ate	14APR	2014	
Test location 1400 North McDowell Blvd., Petaluma, CA USA					A				

-	Power quality. DC injection. The requirement is specified in section 5.5, test procedure in Annex A or B 1.4.4								
Test power level	10%	55%	100%						
Recorded value	0	0	0						
as % of rated AC current	0	0	0						
Limit	0.25%	0.25%	0.25%						

	Power Quality. Power factor . The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2								
In Annex A C)ГВ 1.4.Z								
	216.2V	230V	253V	Measured at three voltage levels and at full output. Voltage to be maintained					
Measured value	0.99	0.99	0.99	within ±1.5% of the stated level during the test.					
Limit	>0.95	>0.95	>0.95						





Protection. Frequency testsThe requirement is specified in section 5.3.1, test procedurein Annex A or B 1.3.3FunctionSettingTrip test"No trip tests"

Function	Setting		I rip test		"No trip tests"	
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip
U/F stage 1	47.5 Hz	20 s	47.50 Hz	20.09 s	47.7 Hz 25 s	Confirmed
U/F stage 2	47 Hz	0.5 s	47.00 Hz	0.73 s	47.2 Hz 19.98 s	Confirmed
					46.8 Hz 0.48 s	Confirmed
O/F stage 1	51.5 Hz	90 s	51.55 Hz	90.04 s	51.3 Hz 95 s	Confirmed
O/F stage 2	52 Hz	0.5 s	51.95 Hz	0.74 s	51.8 Hz 89.98 s	Confirmed
					52.2 Hz 0.48 s	Confirmed

Protection. Voltage tests The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2								
Function	Setting		Trip test		"No trip tests"	3		
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip		
U/V stage 1	200.1 V	2.5 s	199.2 V	2.648 s	204.1 V 3.5 s	Confirmed		
U/V stage 2	184 V	0.5 s	181.9 V	0.79 s	188 V 2.48 s	Confirmed		
					180 V 0.48 s	Confirmed		
O/V stage 1	262.2 V	1.0 s	263.4 V	1.08 s	258.2 V 2.0 s	Confirmed		
O/V stage 2	273.7 V	0.5 s	274.8 V	0.79 s	269.7 V 0.98 s	Confirmed		
					277.7 V 0.48 s	Confirmed		
Note for Voltage tests the Voltage required to trip is the setting $\pm 3.45V$. The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting $\pm 4V$ and for the relevant times as shown in the table above to ensure that the protection will not trip in error.								





Protection. Loss of Mains test. The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4									
To be carried out a Power levels.	To be carried out at three output power levels with a tolerance of plus or minus 5% in Test Power levels.								
Test Power	10%	55%	100%	10%	55%	100%			
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output			
Trip time. Limit is 0.5 seconds									

Protection. Frequency change, Stability test The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6									
Start Change End Confirm no trip Frequency Frequency									
Positive Vector Shift	49.5Hz	+9 degrees		Confirmed					
Negative Vector Shift	50.5Hz	- 9 degrees		Confirmed					
Positive Frequency drift	49.5Hz	+0.19Hz/sec	51.5Hz	Confirmed					
Negative Frequency drift	50.5Hz	-0.19Hz/sec	47.5Hz	Confirmed					

Protection. Re-connection timer. The requirement is specified in section 5.3.4, test procedure in Annex A or B 1.3.5							
	Test should prove that the reconnection sequence starts after a minimum delay of 20 seconds for restoration of voltage and frequency to within the stage 1 settings of table 1.						
Time delay setting		<u> </u>	Checks on n	o reconnectio	<u> </u>	ge or frequency	
60 s	62 s		At 266.2V	At 196.1V	At 47.4Hz	At 51.6Hz	
	Confirmation that the SSEG does Confirmed Confirmed Confirmed Confirmed						





Fault level contribution. The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6

Annex A or b 1.4.0								
For a directly coupled SSEG		For a Inverter SSEG						
Parameter	Symbol	Value	Time after fault	Volts	Amps			
Peak Short Circuit current	i _p	15	20ms	0	0			
Initial Value of aperiodic current	A	15	100ms	0	0			
Initial symmetrical short- circuit current	I _k	17.9	250ms	0	0			
Decaying (aperiodic) component of short circuit current	i _{DC}	0	500ms	0	0			
Reactance/Resistance Ratio of source	×/ _R	2.5	Time to trip	0.014	In seconds			

Self-Monitoring solid state switching The requirement is specified in section 5.3.1, No specified test requirements.	Yes/or NA
It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 seconds.	N/A

Additional comments